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ABSTRACT         I
        
Abstract
The bandwidth requirement of wireline communications has increased exponen-
tially because of the ever-increasing demand for data centers and high-performance 
computing systems. However, it becomes difficult to satisfy the requirement with 
legacy electrical links which suffer from frequency-dependent losses due to skin 
effect, dielectric loss, channel reflections, and crosstalk, resulting in a severe band-
width limitation. In order to overcome this challenge, it is necessary to introduce 
optical communication technology, which has been mainly used for long-reach 
communications, such as long-haul networks and metropolitan area networks, to the 
medium- and short-reach communication systems. However, there still remain im-
portant issues to be resolved to facilitate the adoption of the optical technologies. 
The most critical challenges are the energy efficiency and the cost competitiveness 
as compared to the legacy copper-based electrical communications. One possible 
solution is silicon photonics that has long been investigated by a number of research 
groups. Despite inherent incompatibility of silicon with the photonic world, silicon 
photonics is promising and is the only solution that can leverage the mature CMOS 
technologies.
In this thesis, we summarize the current status of silicon photonics and provide 
the prospect of the optical interconnection. We also present key circuit techniques 
essential to the implementation of high-speed and low-power optical receivers. And 
then, we propose optical receiver architectures satisfying the aforementioned re-
quirements with novel circuit techniques. 
ABSTRACT         II
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Today, people’s everyday lives are connected online, meaning that anyone can 
access or share data worldwide at any time and at any place. For example, most of 
the people today are familiar with accessing streaming media from YouTube, using 
social network services, and cloud services for personal purposes. The concept of
internet of things (IoT) is not new anymore, as the IoT devices have already become 
a part of people’s lives. Two important factors contributing to this revolution are the 
developments of high-performance computing systems and data communication sys-
tems which are closely interdependent. Especially, the requirement of high-
performance data communication systems is being emphasized than ever, because of 
ever-increasing demand for data throughput in every computing system. Even a 
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microprocessor and memory constituting a tiny computing system is now required to 
handle data rates of several hundreds of Gb/s, and the data rates are increasing at a 
relentless rate. A similar phenomenon is observed in longer-distance applications 
such as inter-server and long-haul communications. The forecast of data throughput 
demands is provided by Cisco, one of the leading companies specialized in network-
ing equipment. Figure 1.1 forecasts the annual global IP traffics by 2020 with a
compound annual growth of 20 %, predicting that the IP traffic would become 200 
Exabytes/month in 2020 [1]. It is worth investigating the main factor that results in 
these explosive demands of total data throughput. 
Figure 1.2 illustrates the breakdown of the total global IP traffic by application. 
Note that, in Figure 1.2(a), the only increase is observed in internet video applica-
tions. This is reasonably explained in Figure 1.2(b) by further subdividing video ap-
plications into SD, HD, and UHD. From these investigations, it is evident that high-
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quality video contents would be dominant in the future IP traffic because of increas-
ing demands for 3D media contents and virtual reality. It can also be predicted that 
the capability of handling high data bandwidth will be required for not only data 
(a)
(b)
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centers but also end-user devices.
Another important requirement is the reduction of power consumption. Figure 
1.3(a) shows the power breakdown of typical data centers, indicating that the current 
communication systems are consuming much power in handling extremely high data 
(a)
(b)
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rates so that a significant part of resources is being wasted for cooling systems. In 
the case of end-user devices, the proportion of mobile devices will exceed that of 
PCs as shown in Figure 1.3(b), meaning the importance of power management will 
be undoubtedly more pronounced in the future. In summary, it is required to build a 
reliable communication system satisfying the aforementioned requirements, necessi-
tating innovations in the existing communication systems.
The primary obstacle that hinders high-speed operation is the electrical limitation 
of the copper-based interconnection which is predominantly used in most applica-
tions except for long-reach interconnections. The frequency response of a copper 
channel severely degrades due to conductor loss and dielectric loss at higher fre-
quencies. Channel reflection and crosstalk are also detrimental to high-speed opera-
tion, limiting the maximum operating frequency to only several GHz over a few tens 
of meters. Even if various circuit techniques have successfully overcome this physi-
cal limit, copper-based interconnection faces the challenge of bandwidth limit as the 
data rate exceeds several tens of Gb/s. On the other hand, optical interconnection 
can provide a much higher bandwidth and is free from reflection and crosstalk. In 
practice, optical fibers have successfully replaced the legacy copper cables over long 
distances and the extension of their usage into shorter distances appears promising. 
Furthermore, with advanced silicon photonic technologies, it is anticipated that op-
tics can be used even for micro-scale interconnections. Although several problems 
remain to be solved, many research groups are working toward the same goal, i.e.,
the realization of high-performance computing and communication systems on a 
single chip. Silicon photonics with mature complementary metal-oxide-
semiconductor (CMOS) IC technologies will provide solutions to fulfill the afore-
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mentioned industrial demands. 
1.2 Thesis Organization
In this thesis, we summarize the current status of silicon photonics and provide 
the prospect of the optical interconnection. We also present key circuit techniques 
essential to the implementation of high-speed and low-power optical receivers.
This thesis is organized as follows. In Chapter 2, an overview of optical commu-
nication is presented, through which we provide a vision and a motivation of our 
work. In terms of integration, a hybrid integration as well as a monolithic integration 
is needed for high performance optical communication systems. Thus, the hybrid 
integration will also be discussed briefly. We also deal with the basis of photodiodes
(PD), which will be a prerequisite for understanding the optical receiver. In Chapter 
3, before moving on to the main subject of this thesis, we briefly introduce basic 
circuit topologies and techniques required for designing the optical receiver. In 
Chapter 4, a low-power 20-Gb/s optical receiver front-end is presented. We focus on 
circuit techniques employed in this design to achieve low-power and high-speed op-
erations. In chapter 5, a 10-40 Gb/s optical receiver front-end with a bandwidth- and 
power-scaling function is presented. We focus primarily on the scalability that is 
essential to energy-efficient link systems. Chapter 6 summarizes the proposed works 
and concludes this thesis.
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Chapter 2
Background of Optical Communica-
tion
2.1 Overview of Optical Link
Links or I/O circuits have experienced remarkable advancements and played a 
major role in the development of data communication systems. However, the band-
width limitation of copper-based links was already predicted a long time ago and 
engineers have attempted to determine alternative ways to handle the ever-
increasing bandwidth requirement. The optical link based on silicon photonics con-
tinues to be the best solution to successfully replace the conventional electrical link 
[2]. Accordingly, many research groups at not only the leading companies such as 
Intel and IBM but also universities and national institutions have focused on devel-
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oping silicon photonic devices including both the optical and the electrical parts [3], 
[4]. The results of massive researches over several decades appear to be successful 
and some remarkable results are already applicable to the industrial world [5]. Opti-
cal links are gradually replacing their electrical counterparts in long-haul and high-
speed applications. Moreover, the ultimate goal of silicon photonics is defined and 
envisioned as a “macro chip” [6] or an “on-chip server” [7], indicating that the opti-
cal links may hopefully substitute most of the electrical links even on an inter-/intra-
chip scale. Nevertheless, it appears that the industry is hesitating to adopt silicon 
photonics as the primary interconnection method for some practical reasons. 
In the case of very short-reach applications ranging from several centimeters to 
meters, the electrical links are still dominant despite the bandwidth limit of copper-
based interconnection. The proliferation of copper-based links in this area can be 
mainly attributed to the advancements of CMOS technologies and circuit techniques. 
By utilizing the advanced CMOS technologies and the equalization techniques, op-
erations at higher than 25 Gb/s even in severe loss conditions of more than 40 dB 
were achieved [8]‒[10]. Recently, circuit designers have attempted to overcome the 
limitations of copper by introducing a pulse-amplitude-modulation (PAM) signaling 
that can enhance the effective data rate for the same loss condition as the conven-
tional binary signaling [11]‒[14]. Figure 2.1 summarizes the binary and the PAM-4 
transceivers which recorded the fastest operating speed each year over the past 10 
years. Notably, the electrical links face the challenge of bandwidth limitation and 
the maximum available speed would saturate in the immediate future. Therefore,
designers are focusing on developing PAM-4 transceivers in the recent years. How-
ever, despite the innovations in the electrical links, one can expect that the capacity 
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of the copper-based links would saturate eventually because of both the circuit and 
the device limitations.
The optical links can be configured with either a multi-mode fiber (MMF) or a 
single-mode fiber (SMF). An MMF-based link features a distinctly low cost where-
as the communication distance is strictly restricted due to modal dispersion. A verti-
cal-cavity surface-emitting laser (VCSEL) is commonly used as a light source for 
the MMF-based links with a typical wavelength of 850 nm. Owing to the low cost 
of the MMF-based links, short-reach applications ranging up to several hundreds of 
meters mostly rely on them. On the other hand, an SMF-based link is free from 
modal dispersion, thereby providing a much longer communication distance and is 
only limited by chromatic dispersion and other loss mechanisms such as Rayleigh 
scattering or electronic absorption. Typical communication standards based on the 
SMF support a communication distance of up to several tens of kilometers with 
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wavelengths of 1310 or 1550 nm. Figure 2.2 summarizes communication trends 
from Ethernet standards: 10 GbE, 40 GbE, and 100 GbE [15], [16]. Among various 
optical communication applications, the short-reach applications are the most popu-
lar and the market size is growing rapidly owing to increasing demand in data cen-
ters. Especially, the demand for the active optical cables would increase significant-
ly, as their usage is not restricted to data centers, but can be extended to everyday 
life. However, since silicon photonics is based on a silicon waveguide, only the tele-
com wavelengths are usable in silicon photonics, making silicon photonics not di-
rectly compatible with the short-reach applications, where extremely low-cost 
VCSEL-based solutions are preferred. Nevertheless, the prospect of silicon photon-
ics is still promising for the future inter-/intra-chip interconnections and the next-
generation data centers covering communication distances of up to 2 km as high-
lighted in Fig. 2.2 [17], [18].
Fig. 2.2 Summary of communication standards, Ethernet.
1.E+00 1.E+01 1.E+02 1.E+03 1.E+04 1.E+05
Communication Distance
 Copper  MMF  SMF  SMF
1 m 10 m 100 m 1 km 10 km 100 km
40/100G
10G
New standards for 
next-generation data centers
Backplane 850 nm 1310 nm 1310, 1550 nm
intra/inter-chip intra/inter-server (data center) metro, long-haul
communication standards to which silicon photonics can be applied
low-cost VCSEL-based (MMF) solutions
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2.2 Silicon Photonics
In this section, an overview of silicon photonics is presented and silicon photonic 
technologies are discussed with some examples of silicon photonics transceivers. 
The current status of silicon photonics and the underlying problems to be solved in 
the future are addressed.
As explained in [19] and [20], outstanding progresses in silicon photonics were 
first observed in the early 2000s. Although silicon photonics pursues the realization 
of on-chip optical interconnections, it may find an immediate application in fiber-
optic communications as discussed in the previous section. Therefore, extensive re-
searches on silicon photonics include not only lasers, PDs, modulators, and wave-
guides but also waveguide-to-fiber couplers. Actually, all the photonic devices nec-
essary to build a complete photonic transceiver were already viable in 2000s except 
for the laser source. A more recent review work states that the implementation of 
silicon lasers is still challenging; however, a number of innovations using bonding 
and epitaxial growth of III-V materials on silicon have been accomplished, so called 
a hybrid silicon laser [21]. In the case of PDs, silicon by itself cannot be a good ab-
sorber for telecommunication wavelengths due to the large bandgap energy. Among 
the numerous silicon-based PDs, a germanium-introduced PD is the most popular 
and recent germanium PDs have achieved very high bandwidths of several tens of 
GHz [22], [23]. Silicon-based PDs will be discussed again in the following section. 
Silicon modulators are typically based on plasma dispersion effect that the refractive 
index of the waveguide is changed by the density of free carriers, thereby enabling 
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an amplitude modulation with Mach-Zehnder interferometer (MZI) structures. Mod-
ern silicon MZI modulators are capable of handling the data rates higher than 50 
Gb/s [24], [25]. Another type of silicon modulators is a ring resonator which exhib-
its a small footprint and better energy efficiency than the MZI counterparts [26], 
[27]. Furthermore, a wavelength-division-multiplexing (WDM) is readily applicable 
to the ring-resonator-based architectures, which is a desirable feature for future sili-
con photonic transceivers [28]. Much progress has also been made in silicon wave-
guides and couplers. Depending on the waveguide type, typical propagation loss can 
be several dB/cm or less than 1 dB/cm [21]. A coupling technique is also of great 
importance for successfully interfacing with an off-chip optical fiber. Fortunately, a 
number of good solutions such as holographic lens have been proposed so far, ideal-
ly exhibiting an extremely low-loss condition which is comparable to that of the 
conventional fiber connector [5].
Despite the brilliant success of the silicon photonic ICs (PICs), compatibility 
with electronic ICs (EICs) or a monolithic integration of the PICs and the EICs is 
still challenging. Despite lots effort to realize electronic and photonic ICs (EPICs) 
on a bulk CMOS platform, the overall performance has yet to be improved. Alterna-
tively, a silicon-on-insulator (SOI) CMOS platform is generally accepted as an ideal 
platform for the implementation of both silicon waveguides and active transistors. 
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In a standard 0.13-μm CMOS SOI platform, the first fully integrated optoelec-
tronic transceiver was realized by Luxtera in 2006 [29]. The implemented chip 
achieves a total throughput of 20 Gb/s with a dual-channel architecture using an 
SMF for long-reach communication. The overall block diagram of the transceiver is 
described in Figure 2.3. The TX converts an electrical signal into a data-modulated 
optical signal and the RX operates in the other way around. The TX equalizer in the 
front compensates for the frequency loss of the electrical channel prior to the TX 
input. Following the equalizer, the TX-side clock and data recovery (CDR) retimes 
the data to reduce jitter and produce a clean data output. The driver further increases 
the amplitude of the data signal to make an optimum input condition for the MZI. 
The MZI is based on a reverse-biased p-n junction for high-speed operation at the 
cost of reduced phase shift, thus reducing the extinction ratio (ER). ER can be raised 
by increasing the length of the modulator or enlarging the driver output swing. The 
driver output swing and the length of the modulator in this design are 5 Vppd and 4 
mm, respectively. A holographic lens is used as a fiber-optic coupler for both the TX 
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and the RX. The PD at the RX is flip-chip bonded to the silicon die. The transim-
pedance amplifier (TIA) converts the PD current to a voltage which is further ampli-
fied by a limiting amplifier (LA) for the proper operation of the CDR. Following the 
CDR, the output buffer is employed to drive a differential 100-Ω transmission line. 
In 2007, Luxtera further developed their photonic device library by adding a dense 
WDM (DWDM) building block. By implementing DWDM multiplexers and de-
multiplexers, they succeeded in integrating a 4 x 10-Gb/s DWDM optoelectronic 
transceiver in a 0.13-μm CMOS SOI technology [30].
The silicon photonics research group at MIT has also published successful works 
in monolithic optical transceivers. In 2012, the first monolithic optical receiver in a 
sub-100-nm standard SOI process was implemented [31]. In this work, novel ap-
proaches are proposed toward implementing a PD and a detecting scheme, which 
can be attributed to the increased design flexibility of the PD in the monolithic inte-
gration platform. An important advantage of the monolithic integration is the low 
wiring capacitance for the PD. An integrating receiver, described in Figure 2.4, can 
be the most appropriate topology by exploiting the low-capacitance condition and 
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the presence of an RX clock. However, an insufficient margin for evaluation can 
severely degrade the sensitivity. PD splitting combined with a double-data-rate 
(DDR) scheme is implemented in this work to alleviate the timing margin. By inter-
digitating the metal contacts of the PD, it can be divided into two separate PDs shar-
ing a common waveguide, thus reducing the photocurrent of each path by half. In 
spite of the halved photocurrent, the PD splitting is more advantageous at higher 
data rates considering that the sensitivity degrades exponentially with the shortened
evaluation time. Another improvement is in the PD structure that incorporates a ring 
resonator to confine the light, thereby enhancing the absorption with a shorter PD 
length. The implemented receiver chip operates at the data rate of up to 3.5 Gb/s 
with a good energy efficiency of 50 fJ/b. This demonstration is significant in that it 
paved the way for future memory-processor interfaces based on silicon photonics.
A monolithic optical transceiver operating at higher speed was also reported by 
UC San Diego and Oracle in the same year [32]. The chip is implemented in a 0.13-
μm SOI CMOS technology and achieves a 25-Gb/s operation with an energy effi-
ciency of 10.2 pJ/b for the entire transceiver. The optical TX is based on a micro-
ring modulator and the optical RX employs a germanium PD. Notably, an asymmet-
ric pre-emphasis is used even for the reverse-biased ring modulator. When the opti-
cal devices are forward-biased, or more specifically, when operating a VCSEL or a 
ring modulator in a forward-biased condition, the storage time of minority carriers 
degrades the operating speed and causes asymmetric rising and falling times. On the 
other hand, in the case of a reverse-biased ring modulator, the photon lifetime domi-
nates the maximum operating speed, which also incurs asymmetry. Therefore, the 
asymmetric pre-emphasis, or independently controlling the rising and falling edges, 
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is essential even for the reverse-biased condition in order to improve signal quality 
at higher speed. 
In 2015, a more sophisticated work was performed by collaboration among sev-
eral research groups in academia and industry as shown in Figure 2.5 [33]. They 
demonstrate a good feasibility of future processor-memory links by implementing a 
processor, a memory, interface circuits, and photonic devices altogether onto a sin-
gle microchip in a commercial 45-nm CMOS SOI process without any changes to 
the foundry process. The implemented chip reliably integrates 70 million transistors 
and 850 photonic components. The functionality of the processor-memory link is 
also verified by demonstrating actual read and write operations between the proces-
sor and the memory at 2.5 Gb/s. Although only a single-wavelength operation is 
demonstrated, the total aggregate bandwidth can be increased by more than 10 times 
without using additional fibers. A single external laser source is employed to supply 
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1180-nm continuous wave (CW) for both the processor and the memory sides using
the 50/50 power splitter. The receiver incorporating a SiGe PD exhibits a sensitivity 
of ‒ 5 dBm for the bit-error rate (BER) of 10-12. At the transmitter, a micro-ring res-
onator with reverse bias is employed and shows an ER of 6 dB. Since the resonant 
wavelength of the ring structure is sensitive to not only physical dimension but also 
temperature, a continuous stabilization of the wavelength is essential. In this work, a 
small part of the modulator output power is monitored and the resonant wavelength 
is tuned in a way that maximizes the output power by digitally controlling an em-
bedded resistive heater inside the ring. Despite several limitations, the contribution 
of this work is evident and further development is expected to realize more practical 
silicon photonic systems in the near future.
On the other hand, the bulk CMOS platform has been relatively less popular than 
the SOI counterpart primarily due to the difficulty of implementing low-loss silicon 
waveguides. However, the realization of silicon photonics in bulk CMOS would be 
preferred because the bulk CMOS technology has been the mainstream so that most 
electronic parts are optimized in bulk CMOS processes with the lowest cost. On the
other hand, the floating-body effect of SOI CMOS may lead to nonlinear character-
istics of the active transistors and heat dissipation can be problematic, thus rendering 
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the SOI platform inadequate for the extremely high level of integration. Therefore, 
photonic systems on the bulk CMOS platform have also attracted significant atten-
tion. In 2014, the first monolithic integration of photonic and electronic devices on 
the bulk CMOS was reported [34]. The most challenging part is the waveguide inte-
gration with low propagation loss. Figure 2.6 shows the cross section of the imple-
mented silicon photonic devices. For the formation of a polysilicon-based wave-
guide, a lower cladding and an upper cladding are implemented using deep-trench 
isolation (DTI) and silicon nitride barrier films between the inter-level dielectric 
(ILD) layers, respectively. Several optimization processes such as the crystallization 
of amorphous polysilicon and low-pressure chemical vapor deposition (LPCVD) of 
silicon nitride are also performed to further reduce the loss of the waveguide. The 
resulting waveguide achieves a record attenuation of 10.5 dB/cm which is sufficient-
ly low to support resonant ring modulators. A polysilicon resonant detector and a 
SiGe p-i-n detector are both implemented. The fully functional optical transceiver 
operates at 5 Gb/s exhibiting an energy efficiency of 2.8 pJ/b.
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Subsequently, a more advanced work was demonstrated by incorporating a 
DWDM system into the bulk CMOS platform [35]. A DWDM optical transceiver is 
monolithically integrated on a 0.18-μm bulk CMOS process with all the optical de-
vices implemented using polysilicon without relying on epitaxial crystallization of 
silicon or the introduction of germanium. By applying the same approaches present-
ed in [34], low-loss photonic devices including waveguides, couplers, micro-ring 
modulators, and PDs can be successfully integrated with minimal modifications to 
the original CMOS process. Moreover, based on the micro-ring structures, 9-
wavelength TX and RX DWDM macros are also realized as shown in Figure 2.7. 
The TX employs an internal pseudo-random binary sequence (PRBS) generator, a
serializer, and a modulator driver, enabling electro-optic conversion by the carrier-
depletion micro-ring modulator. At the RX side, a polysilicon-based PD utilizing 
absorption from defect states, combined with the resonant structure, provides an ac-
ceptable responsivity of 0.2 A/W. Similarly, the PD splitting technique in [31] is 
also employed to mitigate the timing margin. After the DDR-based receiver front-
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end, the data is further de-serialized for the estimation of BER. In order to achieve a 
stable wavelength-locking of the DWDM system, a heater and a digital logic con-
trolling the heater are also implemented. Consequently, for a total aggregate data 
rate of 45 Gb/s, a 9-wavelength DWDM link sharing a single bus waveguide is suc-
cessfully demonstrated.
Silicon photonics based on bulk-Si substrate is also an attractive option for pro-
cessor-memory interfaces, especially for cost-sensitive dynamic random-access 
memory (DRAM) applications [36]. Processor-memory interfaces are currently fac-
ing two challenging industrial requirements. The first requirement is the demand for 
higher bandwidth, according to which the next-generation DRAM (DDR5) standard 
requires the maximum per-pin data rate of 6.4 Gb/s. The other requirement is that 
the total memory capacity that a memory controller can handle should be maximized. 
However, the existing schemes such as the multi-drop bus topology or the point-to-
pint bus topology, cannot satisfy the aforementioned requirements simultaneously. 
Fortunately, if an optical interconnection is applied to the multi-drop bus interface, 
the per-pin data rate can be increased significantly without degrading the total avail-
able memory capacity. The CMOS SOI platform can never be adopted in the DRAM 
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interfaces where cost is a crucial factor. Samsung has presented several works based 
on the bulk-Si platform, which is different from the platform in [35] mainly in terms 
of waveguide-fabrication techniques. The schematic view of integrated EPICs is 
shown in Figure 2.8. Unlike in [35], the waveguides are formed through a local crys-
tallization based on epitaxy. For that purpose, a trench is formed first and filled with 
silicon dioxide. Subsequently, amorphous silicon (a-Si) is deposited using LPCVD. 
After the deposition, a-Si is crystallized by solid-phase epitaxy (SPE) using the 
bulk-Si substrate near the edges of the trench as a crystal seed, thereby growing the 
crystal laterally toward the center of the trench. Finally, the waveguide is patterned 
using dry etching. Owing to the introduction of epitaxy, a higher quality of crystalli-
zation as compared with the previous works is obtained, exhibiting a waveguide loss 
of only 3 dB/cm. A further improvement can be achieved using a laser-induced epi-
taxial growth based on the liquid phase epitaxy method, resulting in an almost per-
fect crystallization, so that the grain size is comparable to that of the bulk Si. Using 
the waveguides formed by the SPE method, both the MZI and the micro-ring modu-
lators are realized. Two types of the PD are also implemented by introducing Ge on 
Si: a surface-illumination type and a butt-coupled-waveguide type. Although the 
photonic devices alone exhibit good performance, overall performance degradation 
is observed when integrating the EIC and the PIC together with the combined pro-
cess, which needs to be improved through process optimizations. Samsung has also 
demonstrated the feasibility of a multi-drop bus topology based on silicon photonics. 
Figure 2.9 describes an optical link with the hybrid integration of the EIC and the 
PIC, which shall be developed into a fully monolithic EPIC in the future. The im-
plemented optical link consists of two sets of TXs and RXs processing 8 DQ signals, 
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and simply emulating a read or a write operation of the controller-memory commu-
nication. The link successfully demonstrates an error-free operation at the data rate 
of up to 2.5 Gb/s per fiber. 
2.3 Hybrid Integration
As briefly discussed so far, silicon photonics has undergone remarkable progress, 
demonstrating its potential to replace the legacy copper-based interconnections. 
Nevertheless, some issues have yet to be addressed to prevent degradation of the
EPIC performance. Moreover, the compatibility with a FinFET CMOS platform is 
unknown and should be investigated in the future. Alternatively, a hybrid integration 
leveraging the respective process optimizations of the EIC and the PIC would be 
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more advantageous at present, and it has become viable owing to advanced 3-D in-
tegration techniques. In this section, several recent works based on the hybrid inte-
gration will be reviewed and compared with the monolithic integration in various
aspects. 
The most common integration method is the use of a wire-bonding technique 
which has been prevalently used in EIC packages. However, wire bonding severely 
degrades signal integrity as the data rate becomes higher, because the length of a 
wire is directly translated into an inductance. For even higher data rates, the situa-
tion degrades as the wavelength of the signal becomes comparable to the length of 
the wire. Due to its relatively large dimension, wire bonding also limits the maxi-
mum pin density; hence it is not appropriate for modern system-on-chip packages 
where an extremely high pin density is required. Nevertheless, thanks to its distin-
guishably low-cost characteristic, it is still widely used for low-speed packages and 
chip-on-board test environments. An example of the integration of EPIC based on 
wire bonding is shown in Figure 2.10. A typical PD can be wire-bonded to a TIA 
chip and the output of the TIA is connected to a trace on a printed circuit board 
(PCB) to interface with end-launch connectors. Based on wire bonding, the works in
[37] and [38] achieve operating data rates of 25 Gb/s and 64 Gb/s, respectively. 
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Flip-chip bonding is a more advanced technique based on face-to-face bonding, 
completely eliminating the bond wires. Because of a shortened chip-to-chip space 
(several tens of μm with modern techniques), the parasitic effects can be significant-
ly reduced, resulting in improved signal integrity at higher speeds. Figure 2.11 illus-
trates a typical flip-chip package. The PD chip and the TIA chip are flip-chip bond-
ed on the same package substrate through which high-speed signal interconnection 
is made. The output of the TIA is connected to the PCB trace via the package and 
the solder bump. In this case, the structure of PICs should be a back-illumination 
type for proper fiber coupling. With this configuration, the work in [39] presents a 4 
x 28-Gb/s optical receiver exhibiting a good sensitivity.
Similarly, but in a slightly different manner, the EIC and the PIC are stacked ver-
tically using an interposer as shown in Figure 2.12, [40], realizing a 12 x 5 two-
dimensional EPIC array in order to maximize the I/O density. The implemented 
transceiver chip achieves a total aggregate data rate of as high as 600 Gb/s.
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Figure 2.13 describes an improved flip-chip package that directly bonds the EIC 
and the PIC using micro bumps, thus obviating any redistribution layer between 
high-speed regions to further reduce the parasitic effects [41]. The rest of the signals 
are connected to the package substrate through C4 bumps. An additional cost may 
be incurred by such a packaging technique due to the requirement of a customized 
substrate.
Fig. 2.12 Implementation of 2-D array of EPIC [40].
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Currently, the most advanced technique is shown in Figure 2.14. Contrary to the 
previous techniques, it uses the PIC as a redistribution layer itself, thus simplifying 
the packaging process [25], [28], [42]. The EIC is flip-chip bonded to the macro PIC
in a similar way. Not only the high-speed signal pads but also the low-speed signal 
pads are connected to the PIC. Subsequently, the low-speed signals are carried out-
side the PIC through a typical wire-bonding package. Based on this technique, the 
work in [28] demonstrates a 4 x 20 Gb/s WDM transceiver and [25] implements a 
56-Gb/s optical transmitter with the MZI structure. 
In Table 2.1, we summarize and compare the optical transceivers presented so far. 
Notably, the overall performance of the hybrid-integrated transceivers is better than 
that of the monolithic transceivers, especially in terms of energy efficiency. This can 
be attributed to the independently optimized processes for the EIC and the PIC. 
However, it should also be noted that recent monolithic transceivers have demon-
strated significant improvement, and are comparable to their hybrid counterparts.
Fig. 2.14 EIC flip-chip bonded to macro PIC [28].
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2.4 Silicon-Based Photodiodes
In this section, we examine the basic terminologies of a PD. We also briefly dis-
cuss several PD structures based on silicon photonics and their operating principles.
2.4.1 Basic Terminology
We first present some terminologies related to the PD characteristics. The quan-
tum efficiency is the ratio of the number of generated electro-hole pairs to the num-
ber of incident photons. Since the quantum efficiency directly determines the sensi-
tivity of the entire receiver, designing a PD to have a high quantum efficiency is 







The internal quantum efficiency is sometimes defined by de-embedding the loss oc-
curring at the detector interface to evaluate the detector performance alone. The re-
sponsivity is a more frequently used quantity by engineers with a similar meaning to 






= = = . (2.2)
The bandwidth of the PD is determined by two time constants: the transit time and 
the RC time constants which arise from the series resistance and the junction capaci-
tance of the PD. Hence, the total time constant should be considered for the estima-
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tion of the bandwidth as follows.
2 2
transit time RCτ τ τ-= + . (2.3)
2.4.2 Silicon PD
Silicon is a good waveguide material for telecommunication wavelengths due to 
its large bandgap energy equivalent to the energy of light with the wavelength of 
approximately 1100 nm. Therefore, ironically, silicon cannot be a good absorber for 
wavelengths longer than 1100 nm. Fortunately, some promising results have been 
obtained by enabling a sub-bandgap detection without introducing any other materi-
als. It is known that silicon can also detect light of wavelength longer than 1100 nm 
if crystal defects are present, which cannot be easily explained theoretically, but can 
be proven experimentally [43]‒[47]. By deliberately introducing defects into a p-n 
diode in a waveguide structure, the sub-bandgap detection in silicon can be realized. 
In [43], a silicon waveguide PD is implemented, wherein the quantum efficiency is 
enhanced by applying ion implantation. The implemented waveguide PD is de-
scribed in Figure 2.15. The diode is formed on a SOI substrate using a standard 
CMOS process. After the formation of the waveguide PD, the ion implantation is 
conducted to introduce the crystal defects. The lengths of the waveguides are 0.25 
and 3 mm. The PD with a waveguide length of 0.25 mm shows a responsivity of 
sub-0.1 A/W at low reverse voltages; however, the responsivity can approach 1 A/W 
by increasing the reverse voltage at the cost of increased dark current, thereby de-
grading the minimum detectable power (MDP). The PD with a waveguide length of
3 mm can absorb virtually all the light, thus enhancing the responsivity at lower re-
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verse voltage. However, the increased length directly results in higher junction ca-
pacitances, which severely degrades the frequency response. The estimated band-
width of the 0.25- and 3-mm PDs are 10-20 GHz and 2 GHz, respectively. Further 
research improves the performance of the silicon waveguide PD through several 
process optimizations, providing a bandwidth of > 35 GHz and an internal quantum 
efficiency of 0.5 to 10 A/W [44].
As clearly observed in [43] and [44], the silicon waveguide PD suffers from the 
tradeoff between the quantum efficiency and the bandwidth. In order to overcome 
this severe tradeoff, the work in [45] suggests that the adoption of a ring resonator 
can enhance the absorption with significantly reduced device dimension. As shown 
in Figure 2.16, the resonator-enhanced PD achieves a responsivity of 0.14 A/W with 
a length 10 times shorter than that of the straight waveguide for the same responsiv-
ity. The dark current level is also maintained below 0.2 nA, thus exhibiting an MDP 
of only 1.4 nW. Moreover, a resistive heater is employed for tuning the resonance 
wavelength.
The silicon PDs discussed so far are all based on the SOI platform. However, the 
Fig. 2.15 Cross-sectional view of waveguide PD [43].
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realization of the silicon PD on the bulk CMOS platform would be essential for a
truly monolithic silicon photonic receiver. In [46], starting with a bulk silicon sub-
strate, a micro-ring resonator PD using polysilicon is demonstrated, achieving a re-
sponsivity of 0.15 A/W, a dark current of 40 nA, and a gigahertz frequency response. 
Recently, the work in [47] achieves further improvements of overall performance by 
applying mid-level implants to a typical p-i-n structure. The recent advances in sili-
con PDs are significant because they simplify the overall process with a minimal 
addition of steps, indicating a better compatibility with the standard CMOS process-
es than their Ge-based counterparts. Especially, the silicon PD incorporated in a
waveguide has a distinct advantage that the integration with a waveguide is readily 
realized, which is challenging for the Ge-based detectors. Furthermore, the resona-
tor-based structure directly enables the WDM function which is a desirable feature 
for highly-dense interconnection.





Chapter 2. Background of Optical Communication                         32
2.4.3 Germanium PD
Another approach involves the introduction of Ge which has a smaller bandgap 
energy than Si. By appropriately combining Si with Ge, the detectable wavelength 
can be extended from 1100 nm, with Si alone, to longer than 1550 nm, covering all 
the telecommunication wavelengths. Furthermore, Ge exhibits higher mobility of 
electrons and holes, resulting in a faster detection. Therefore, Ge has long been con-
sidered as an ideal candidate to replace the conventional III-V detectors. However, 
the adoption of Ge is severely restricted due to the mismatch of the lattice constants 
between Si and Ge. The lattice mismatch poses a constraint on the maximum Ge 
thickness that can be grown on Si without introducing crystal defects [48]. Conse-
quently, Ge thickness is limited for maintaining the dark-current level as low as pos-
sible, resulting in a low quantum efficiency. Hence, the epitaxial growth of a thick 
Ge layer on Si should be the key to the realization of the SiGe PD and, more im-
portantly, it should be achieved in a CMOS-friendly manner.
An intuitive way to obtain a thick Ge layer with minimal dislocations is by using 
a graded buffer layer [49]. Based on this technique, the work in [49] achieves an 
extremely low dark-current level which is comparable to the theoretical reverse satu-
ration current. Even though it completely addresses the problem of lattice mismatch, 
it usually results in a tall PD structure; consequently, this technique is not compati-
ble with CMOS back-end processes and waveguide coupling. Alternatively, a direct 
growth of Ge on Si with the aid of a thin Ge buffer layer can be more effective [50]. 
Starting from a thin Ge buffer layer at a low temperature of 350°C, the Ge layer can 
be grown to be sufficiently thick for the absorption of infrared light at a relatively 
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high temperature of 600°C, thus avoiding the problem of crystal defects. In this way, 
the detection of 1300-nm wavelength can be successfully achieved with a responsiv-
ity of 240 mA/W. Although not reported in this work, the dark current level is esti-
mated to be high because the defects are not completely eliminated. In [51], it is 
demonstrated that the dislocation density can be remarkably reduced by applying 
cyclic thermal annealing at a high temperature of 900°C. Further extending the work 
in [50] by employing a cyclic thermal annealing process, the work in [52] achieves a 
high responsivity with a low-dark current level and the frequency response is suita-
ble for gigabit operation. However, high-temperature annealing may not be compat-
ible with the standard CMOS process, necessitating a different defect-handling tech-
nique for the seamless integration of the EPIC. The work in [53] demonstrates that 
the selective growth of Ge through multiple hydrogen annealing is also a good ap-
proach to reduce the dislocation density. 
2.4.4 Integration with Waveguide
PDs can be categorized into two types according to coupling schemes: a free-
space coupled PD and a waveguide-coupled PD as described in Figure 2.17. In the 
case of the free-space coupled PD, a fiber can be directly coupled for a top illumina-
tion or a back illumination. In either case, the direction of the incoming light is al-
ways parallel to that of the carrier collection. Therefore, in order to enhance the 
quantum efficiency, the thickness of an absorption layer should be sufficiently large, 
which results in an increased transit time, and hence degrades the frequency re-
sponse. On the other hand, in the waveguide-coupled PD, the tradeoff between the 
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quantum efficiency and the bandwidth can be relaxed. This is because the absorption 
can be improved by increasing the absorption length along the direction of the light, 
which does not affect the transit time. However, in this case, the increased junction 
capacitance may degrade the bandwidth, but not as much as in the case of the free-
space coupled PD. Another benefit is that the waveguide PD is more suitable for an 
on-chip WDM system, thus obviating the use of additional fibers. Evanescent cou-
pling and butt coupling are most commonly used for waveguide coupling. Evanes-
cent coupling is easy to realize whereas it is relatively difficult to design a structure
for butt coupling. However, in terms of quantum efficiency, butt coupling with a 
well-designed waveguide is generally much better than evanescent coupling.
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Chapter 3
Circuit Techniques for Optical Re-
ceiver
3.1 Basis of Transimpedance Amplifier
The TIA is the first electronic circuit that directly interfaces with a PD for cur-
rent-to-voltage conversion. Therefore, the overall performance of the receiver is 
predominantly determined by that of the TIA. There are four main parameters defin-
ing the performance of the TIA: gain, bandwidth, noise, and power. Further, these 
performance parameters are strongly interdependent and trade-offs exist among 
them. For example, it is not easy to improve the gain and the bandwidth simultane-
ously without sacrificing the power. Thus, a proper compromise should be made 
when determining gain, bandwidth, and power consumption so that the receiver 
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achieves a targeted sensitivity. Before discussing the TIA circuits, we look over 
some basic terminologies essential to understanding the optical receiver. Let us as-
sume that a simple optical receiver is configured as shown in Figure 3.1. The PD 
receives an optically signal that is characterized by an optical power and an extinc-
tion ratio. The optical power can be defined as either an average power or an optical 
modulation amplitude (OMA) which is the difference between P1 and P0. The ex-
tinction ratio (ER) is a ratio of P1 to P0, which is solely determined by the transmitter. 
Thus, the OMA is a useful metric when evaluating the receiver performance alone 
with the transmitter performance de-embedded. The optical power is then converted 
to a current in a ratio that is determined by the PD, also called a responsivity. Subse-
quently, the photocurrent is amplified and converted to a voltage by the TIA. The 
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output of the TIA is fed to a bit-error-rate tester (BERT) for an error detection. The 
sensitivity is defined as the minimum required input optical power for the BER of 
less than a certain value (typically 10-12). Because the sensitivity is the most im-
portant performance metric, it is also crucial to understand the relation between the 
sensitivity and the noise performance of the TIA. The noise sources surrounding the 
TIA are illustrated in Figure 3.2. The TIA has to accommodate not only the PD 
noise but also the circuit noise and all the noises can be referred to the input of the 
TIA for an SNR calculation. Because the PD shot noise power is proportional to the 
optical signal power, the total noise power is data-dependent. The expressions of the 
total noise power for both the data of ‘1’ and ‘0’ can be given as follows:
2 2
1 1 ,2 n TIAσ e BW I I= × × + . (3.1)
2 2
0 0 ,2 n TIAσ e BW I I= × × + . (3.2)
With the noise taken into account, the probability of receiving ‘1’ or ‘0’ can be cal-
culated as shown in Figure 3.3(a). From this result, one can estimate the BER as
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The sensitivity can be estimated with various TIA noise levels as shown in Figure
3.3(b). Such an estimation is a prerequisite for an optimum design of the TIA. 
(a)
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3.2 Topology of TIA
Traditionally, compound semiconductor devices were preferred for implementing 
optical interface circuits due to their high-speed capability. However, significant
improvements in CMOS technologies have reduced the performance gap between 
these two technologies. Moreover, recently, further advancements in circuit technol-
ogies have led to CMOS implementations of extremely high-speed optical receivers 
whose operating speeds are higher than 40 Gb/s [38], [54].
Besides enjoying the advantage of CMOS scalability, the success of “CMOS-
compatible” silicon photonics also mandates the CMOS implementation of electron-
ic circuits. Although most of optical receivers still rely on hybrid integration which 
interconnects multiple ICs from different technologies through bonding, monolithic 
integration is gaining attention and some remarkable results have been demonstrated 
as previously mentioned. If realized, monolithic integration would be the best solu-
tion since it provides many benefits, such as enhanced signal integrity, small area, 
and reduced packaging cost, when compared to hybrid integration.
In this section, we focus on CMOS realizations of the TIA by providing a brief 
overview of various TIA topologies reported so far. 
3.2.1 Resistor-based TIA
The most intuitive way to implement the TIA is employing a single resistor as 
shown in Figure 3.4. In this configuration, the calculations of the gain, RT, and the 
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bandwidth, f-3db, are straightforward and can be expressed as follows:








- = . (3.5)
As evident from the above equations, there is a severe tradeoff between the gain and 








where k is the Boltzmann constant and T is the absolute temperature. Furthermore, 








which implies that increasing RTIA enhances the SNR indefinitely. However, a large 
RTIA introduces an inter-symbolic interference (ISI), which limits the maximum val-
ue of RTIA for a given CPD. In general, the minimum bandwidth sufficiently suppress-
Fig. 3.4 Simple implementation of TIA using single resistor.
CPD RTIA
Iin Vout
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ing the ISI is chosen to be 0.5‒0.7 times the target data rate. Thus, the only way to 
enhance the SNR is increasing the input optical power, thereby providing a large 
input current. Furthermore, a large CPD renders this type of TIAs unsuitable for high-
speed optical receivers. Nevertheless, this type of TIAs exhibits a distinct advantage 
in that it consumes virtually zero power. Recently, by effectively cancelling the ISI, 
a resistor-based TIA is successfully demonstrated at moderately high speed with 
low-power consumption [55].
3.2.2 Common-gate-based TIA
As discussed in the previous section, the resistor-based TIA suffers badly from 
the gain-bandwidth tradeoff, which leads to the limited achievable SNR. In order to 
overcome the disadvantage, a common-gate (CG) topology has been widely used.
The basic CG amplifier as a TIA is described in Figure 3.5. Assuming a domi-
nant pole is located at the input, the gain and the bandwidth are expressed as follows:
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- = . (3.9)
Note that the gain-bandwidth tradeoff is now completely eliminated, indicating that 
the gain can be improved without degrading the bandwidth significantly. 
Even if the SNR can be enhanced by employing the CG TIA, a direct tradeoff be-
tween the bandwidth and the power consumption exists, which limits the use of the 
CG TIA in the present configuration. Alternatively, a regulated-cascode (RGC) TIA 
shown in Figure 3.6 can further improve the bandwidth by lowering the input re-
sistance [56]. The gain of the RGC TIA is the same as that of the CG TIA and the 
bandwidth is given by (with the same dominant-pole condition),













With linearly increasing IB, gm and thus f-3dB are increased approximately by the 
square of gm, thereby alleviating the direct tradeoff between the bandwidth and the 
power consumption. Owing to their clear advantage, many TIAs based on the RGC 
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topology have been proposed. The bandwidth of the RGC TIA can be further en-
hanced by combining a shunt-shunt feedback [57] and a differential RGC TIA can 
also be configured [58]. Recently, RGC-based TIAs have been successfully demon-
strated with operating speed higher than 25 Gb/s [41], [59], [60].
Despite the advantage of the RGC TIA, it is not suitable in the recent CMOS 
trend wherein the supply voltage is aggressively scaled down, because it suffers 
from a small voltage headroom due to stacking of the two NMOS transistors. Specif-
ically, the output voltage, Vout, in Figure 3.6 has to accommodate the gate-source 
voltage of M2, the drain-source voltage of M1, and the voltage across R1. The output 
of the common-source amplifier, V2, also has to accommodate the gate-source volt-
ages of M1 and M2, and the voltage across R2. These conditions render the RGC TIA 
inapplicable to sub-1 V CMOS technologies.
As an alternative, a CG-feedforward TIA described in Figure 3.7 is proposed in 
[61], achieving a wider bandwidth and relaxing the voltage headroom simultaneous-
ly. Furthermore, the gain of the CG feedforward TIA is approximately the same as 
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those of the CG and the RGC TIA. The bandwidth can be calculated as,













The bandwidth is significantly enhanced as compared to the RGC TIA and the volt-
age-headroom problems are also greatly mitigated. By employing this topology, the 
work in [61] achieved a considerably high bandwidth of 20 GHz in the standard 
CMOS platform.
3.2.3 Feedback-based TIA
Along with the CG-based TIAs, a shunt-shunt-feedback TIA has been widely 
employed in optical receivers. Figure 3.8 shows a basic feedback-based TIA topolo-
gy. With an ideal amplifier, the gain and the bandwidth can be approximated as fol-
lows:
T FR R= . (3.12)

















As (3.13) indicates, the bandwidth can be enhanced by the higher gain of the ampli-
fier. Therefore, designing an amplifier that exhibits a high gain and a low output im-
pedance is crucial for achieving good performance. In general, this type of TIAs is 
more advantageous than the CG-based topology in terms of voltage headroom and 
features a relatively simple architecture favorable for optimization. As shown in 
Figure 3.9, a variety of versions of the feedback-based TIA have been attempted
with different implementations of the amplifier. Figure 3.9(a) describes a traditional 
TIA implementation which was first demonstrated with CMOS technology in [62] 
and achieved a 1-Gb/s operation. This topology has been widely used and has suc-
ceeded in achieving high-speed operations of 10 and 25 Gb/s [29], [63]. Alternative-
ly, as shown in Figure 3.9(b), the combination of a common-source amplifier, a 
source follower, and a feedback resistor has been commonly employed to provide a 
low output impedance [64]‒[66]. Especially, the work in [66] achieves a 10-Gb/s 
operation by combining this topology with bandwidth-enhancement techniques. In 
order to achieve a higher gain, the feedback can be applied to a multi-stage amplifier 
as described in Figure 3.9(c). In [67], the feedback resistor is connected between the 
input and the output of the three-stage inverter amplifier. The feedback can also be 
applied to a differential topology as implemented in [68] and [69] with a two-stage 
and a four-stage amplifiers, respectively. In spite of several advantages of the feed-
back-based TIAs, they suffer from an inherent stability issue which is particularly 
evident in the multi-stage topologies.
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3.2.4 Inverter-based TIA
Based on the shunt-shunt feedback, an inverter-based TIA is currently the most 
popular topology and it was first implemented with a CMOS technology for a 1-
Gb/s operation [70]. As shown in Figure 3.10, the inverter-based TIA features a very 
simple architecture consisting only of a CMOS inverter and a feedback resistor. 
Even if the bandwidth enhancement factor is limited by the gain of the one-stage 
inverter, this topology has numerous advantages over its competitors. First, owing to 
its simple architecture, the voltage headroom is significantly mitigated and no bias-
ing circuit is needed. Second, since it can exploit gm of both the NMOS and the 
PMOS, high gm can be achieved with considerably low power consumption [37]. 
Nevertheless, the inverter-based TIA has not been frequently used, because it is not 
compatible with the traditional technologies. However, there is a major contributor 
to the widespread use of this topology. The CMOS technology continues to be de-
veloped in such a way that most of the performance is optimized for digital circuits, 
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but not for analog counterparts, thereby forcing the inverter-based TIA to be the 
most suitable topology for modern CMOS technologies. Therefore, after being revis-
ited in [37], the inverter-based TIA is now widely employed for high-speed and low-
power applications [6], [28], [35], [38], [40], [54], [71]‒[77]. In the state-of-the-art 
implementation, the optical receiver based on this topology demonstrates a 64-Gb/s 
operation, which is recorded as the fastest speed ever achieved in the CMOS plat-
form [38].
3.2.5 Integrating Receiver
The aforementioned topologies are based on an amplifier, which offers a high-
bandwidth and low-noise characteristic generally at the cost of an increased power 
consumption. In order to overcome this, an integrating receiver is proposed using a 
different method for achieving a high sensitivity with a low-power consumption [78]. 
The basic concept is briefly explained in Figure 3.11. The photocurrent is first inte-
grated by a sampler using two non-overlapping phases, thus charging or discharging 
Vin according to the incoming data. After the integrating phase, the current value, Vn
is compared with the previous value, Vn-1, to make a proper decision. Based on this 
scheme, the work in [78] achieves a 1.6-Gb/s operation while consuming a consider-
ably low power. The works in [79] and [80] further extend this work, and achieve 
much higher operation speeds of 16 and 24 Gb/s, respectively.
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3.3 Bandwidth Extension Techniques
As previously discussed, the optical link provides a much higher bandwidth than 
the electrical link owing to its superior channel characteristic that the frequency-
dependent loss is negligible. Actually, the speed limit does not come from the chan-
nel but from the circuit. Therefore, in order to take full advantage of the optical link, 
the speed limit of the circuit should be relaxed first. Fortunately, techniques for 
bandwidth extension have been massively investigated, enabling an extremely high-
speed operation in the standard CMOS platform. In this section, a brief summary of 
various bandwidth extension techniques is presented.
3.3.1 Inductor-Based Technique 
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In this section, basic principles of inductive peaking techniques are described. An
inductive peaking technique has a long history and its integration in CMOS technol-
ogy is well documented in the literature [81]‒[83]. Nevertheless, an integrated in-
ductor occupies a huge silicon area so that it increases the cost of IC significantly. 
This is the reason why using inductors in optical receiver ICs should be considered 
carefully and the inductors should be optimized precisely. Fortunately, there are a lot 
of novel inductive peaking techniques, which have been developed to overcome the 
bandwidth limitation of the legacy electrical link or ultra-wideband (UWB) amplifi-
er. Some of them have been adopted in the high-speed optical receiver during the 
last two decades. Basically, there are two types of inductive peaking, shunt peaking 
and series peaking, and their examples with a simple CS stage are shown in Figure 








which is a simple one-pole system. On the other hand, for the shunt-inductive peak-
ing which is shown in Figure 3.12(b), the inductor introduces a zero as well as an 










By placing the zero properly in accordance with the positions of the poles, the zero 
can compensate the dominant pole, and therefore, it improves the circuit bandwidth 
[82]. From a qualitative point of view, the inductor blocks the high-frequency cur-
rent flowing through the resistor so that most of the bias current is solely used for 
charging and discharging the load capacitor, whereas the bias current is divided be-
tween the resistor and the load capacitor in the normal CS stage. Therefore, the ris-
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ing and the falling times are reduced, indicating the improvement of the bandwidth. 
The quantitative details on the bandwidth enhancement of the shunt peaking is pre-
sented in [82], and it is proved that the maximum bandwidth enhancement ratio 
(BWER) of the shunt peaking is 1.84 with 1.5 dB peaking in magnitude response. 
The BWER is defined as the ratio of the 3-dB bandwidth with an inductive peaking 
over that without a peaking. On the other hand, it is slightly more difficult to under-
stand the principle of the series-inductive peaking in the s-domain model as com-
pared to the shunt peaking, because the inductor and the separation of the load ca-
pacitor introduce two additional poles but do not introduce any zero. Since there are 
three poles without zero, the bandwidth extension is dominated by the damping fac-
tor of the transfer function, which is not intuitively understood. Rather, a qualitative 
approach gives a much simple explanation. As shown in Figure 3.12(c), because the 
high-frequency current is blocked by the series inductor, C1 and C2 are charged se-
quentially. Practically, C2 is charged after C1 is fully charged. That is, the rise and 
fall times of the signal are reduced as a function of the ratio of C1 to C2, at the cost 
of the increased delay [83]. The BWER of the series peaking can be higher than 2.5
with an optimum ratio of C1 to C2 [82].




Fig. 3.12 Circuit diagrams of (a) basic CS stage, (b) CS stage with shunt peaking, 
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In Figure 3.13, some advanced inductive peaking techniques are illustrated. Fig-
ure 3.13(a) shows a shunt-and-series peaking which combines the shunt peaking and 
the series peaking. With a proper optimization, the shunt-series peaking can provide 
the BWER of 3.5 [81]. The inductive peaking technique shown in Figure 3.13(b) is 
widely referred to as a shunt-and-double-series peaking. By placing an additional 
inductor (L3) to the shunt and series peaking, it provides a better isolation of the ca-
pacitors, hence the circuit bandwidth can be further enhanced [83]. However, this 
technique requires three inductors, occupying extensive silicon area. A T-coil net-
work shown in Figure 3.13(c) resolves this challenge [81], [83]. The negative cou-
pling between two inductors (L1 and L2) accounts for an initial boost in the current 
flow to C2, which means C2 is effectively connected in series with the negative mu-
tual inductance element of the T-coil [82]. That is, the T-coil network is equivalent 
to the shunt and double series peaking in Figure 3.13(b), where three inductors form 
a ‘T’ shape. That is why this technique is called a ‘T-coil’ network. With the T-coil 
network, the number of inductor is reduced to two. Moreover, the two inductors or 
the transformer can be implemented in silicon IC while occupying smaller area than 
that of two inductors without magnetic coupling, by using some novel winding tech-
niques for T-coils [82], [83]. The achievable BWER of T-coil network is around 4 
with a reasonable C1 over C2 ratio and gain peaking, and detailed quantitative val-
ues of BWER of the T-coil network are provided in [82].




Fig. 3.13 Circuit diagrams of (a) shunt and series peaking, (b) shunt and double-
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From now on, the inductive peaking techniques employed for the TIA are intro-
duced. In 2000, a Stanford group introduced a shunt inductive peaking to their TIA 
based on a resistive feedback CS stage as shown in Figure 3.14 [84]. A CG stage is 
placed between the shunt-peaked CS stage and the PD for decoupling the PD capaci-
tance and the main stage and for introducing an additional flexibility to optimize the 
shunt inductor. With the proposed technique, they achieved BWER of 1.4 using a 
20-nH on-chip inductor. Moreover, it is verified that their TIA achieves a 1.2-GHz 
bandwidth with 0.5-μm CMOS technology.
The first introduction of the series inductive peaking to the high-speed optical re-
ceiver was done by a Caltech research group in 2004 [66]. Their TIA, which was 
fabricated in 0.18-μm CMOS, consists of three gain stages in order to achieve a suf-
ficient transimpedance gain and includes four series inductors. As shown in Figure 
3.15(a), each series inductor separates adjacent capacitors as follows; 1) L1, the PD 
capacitance and the TIA input capacitance, 2) L2 and L3, junction capacitances of 
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cascode transistors, and 3) L4, output parasitic capacitance and bonding pad capaci-
tance, respectively. The four series inductors achieve the overall BWER of 2.4, and 
each contribution of the inductors is summarized in Figure 3.15(a). The 3-dB band-
width of the TIA is 9.2 GHz and the eye diagram at 10 Gb/s is verified. In addition 
to using series inductors between cascade transistors, a UCSD group also employs
series inductors between cascaded gain stages [85]. Two series inductors, L2 and L3, 
are placed between cascaded amplifiers for further bandwidth extension while 
adopting a similar structure with [66] as shown in Figure 3.15(b). Moreover, it is 
notable that the authors of [85] did not overlook the degradation of phase linearity 
due to the increased BWER. They evaluated the group delay response of the TIA as 
well as the BWER, so the group delay variation of 16 ps is achieved for their TIA 
while that of the TIA in [66] exceeds 50 ps. As a result, although fabricated in 0.13-
μm CMOS technology, the TIA opens the data eye at 40 Gb/s and achieves better 
eye opening compared to [66]. In 2012, the same group proposed to combine the 
series peaking technique with the inverter-based TIA as shown in Figure 3.15(c)
[54]. From 1-V supply voltage, the TIA achieves a 30-GHz 3-dB bandwidth while 
dissipating 9 mW. They, again, emphasized the importance of optimizing the phase 
response, and they tried to suppress the group delay variation for better phase re-
sponse. Therefore, the group delay variation is suppressed to less than 8 ps, thereby 
achieving a better eye opening compared to their previous work in [85]. 




Fig. 3.15 (a) 3-stage TIA with series peaking [66], (b) examples of series peaking 
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T-coil peaking technique was introduced in a TIA design by Ehwa Womans Uni-
versity, in 2010 [86]. As shown in Figure 3.16, CG topology is chosen and two T-
coil networks are employed to extend the bandwidth. The first T-coil network (T-
coil1) separates CPD from the junction capacitances of the transistors, and the second 
T-coil network (T-coil2) provides a shunt-peaking with RL as well as separating the 
junction capacitance and the output load capacitance. The BWER of 2.3 and 3-dB 
bandwidth of 12.6 GHz are achieved, whereas the phase response is not fully opti-
mized.
In addition to the inductive peaking techniques presented so far, an inductive 
feedback technique where an inductor is placed in series with a feedback resistor of 
the TIA can also be used. A straightforward intuition for the bandwidth extension 
using the inductive feedback is summarized in Figure 3.17, where RF and L denote 
the feedback resistance and the inductance, respectively. Assuming a simple CS am-
plifier whose gain and 3-dB bandwidth are – gmRout and fp, respectively, a resistive 
feedback extends the bandwidth by a factor of Rout/RL, where RL is the resistance of 
the parallel combination of Rout and RF, while the gain is sacrificed by the same fac-









Chapter 3. Circuit Techniques for Optical Receiver                         59
tor, as shown in Figure 3.17(a). On the other hand, insulting a series inductor to RF, 
as shown in Figure 3.17(b), introduces a peaking as well as the bandwidth extension. 
At low frequencies, because the impedance of the inductor is almost zero so that it 
can be neglected, the transfer function with the inductor becomes the same as that 
without the inductor. However, the impedance of the inductor increases as the fre-
quency increases hence becomes larger than that of the RF at a certain frequency, 
which can be considered as a zero frequency. It means that the feedback strength 
(a)
(b)
Fig. 3.17 Effect of feedback on transfer function of amplifier (a) with only resistive 
feedback and (b) with combination of resistive and inductive feedback.
-Av, fp
RF





















Av = gmRout, RF >> 1/gm
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decreases, and therefore the transfer function begins to follow that without the resis-
tive feedback. To be simple, when the inductance dominates the overall feedback 
impedance, the feedback network becomes negligible. That is, the transfer function 
exhibits a peaking as shown in Figure 3.17(b), which follows the low-gain curve at 
low frequencies and the high-gain curve at high frequencies. The inductive feedback 
technique will be revisited with a detailed analysis in the later chapter. Luxtera 
adopted the inductive feedback technique into the CS-stage-based TIA in 2006 [29]. 
They also reported that the inductor reduces the input-referred noise by the feedback 
resistor. In [87] and [88], an inductive feedback was employed in the inverter-based 
TIA, in order to compensate for the frequency-dependent loss due to the PD bonding 
parasitic elements. With the inductive peaking, the 3-dB bandwidth of the TIA is 
extended from 11.4 GHz to 25.2 GHz, which corresponds to a BWER of 2.2 dB.
There in another inductive peaking technique proposed by TSMC in 2014, which 
is called a shared inductor [71]. By sharing an inductor by adjacent amplifier stages, 
the number of inductors used for the entire chip halves, and moreover, the size of 
each inductor can be further reduced. It was reported that the overall chip area is 
reduced by 56 % and the power consumption is also saved by 27 % compared to the 
case with the conventional inductive peaking. Since the on-chip inductor occupies a 
huge area in ICs, the shared inductor is a good approach because it can dramatically 
reduce the chip area.
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3.3.2 Equalization 
For the receivers used in the electrical link, various types of equalization tech-
niques have been utilized to overcome the frequency-dependent loss of the electrical 
transmission line. On the other hand, there has been little interest in using such 
equalization techniques for optical links because optical fibers provide an almost 
infinite transmission bandwidth. However, recent state-of-the-art optical receivers 
began to include equalization techniques in order to 1) overcome the limit of the O/E 
conversion bandwidth, 2) eliminate the tradeoff between the gain and the bandwidth, 
3) enhance the TIA bandwidth with minimal added noise. This section summarizes 
the equalization techniques for the optical receiver implemented so far. 
In 2010, a group in University of Toronto proposed a TIA with negative Miller 
capacitances and a continuous-time linear equalizer (CTLE) [89], in order to over-
come the limited speed of a spatially modulated PD. In [89], a pair of capacitors are
placed between the input and the output of a differential CS-stage TIA, which have 
the same polarity, as shown Figure 3.18. Due to the Miller effect, the input capaci-
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tance of the TIA becomes Ccs+C(1-Acs), where Ccs, C, and Acs are the input capaci-
tance of the CS stage, the Miller capacitance, and the gain of the CS stage, respec-
tively. Note that the second capacitance term from the Miller capacitance has a 
negative value when the gain of the CS stage is larger than unity. That is why this 
technique is referred as the negative Miller capacitance. That is, the input capaci-
tance becomes lower than CCS, therefore extending the bandwidth of the preceding 
amplifier. A CTLE introduces a similar effect with the inductive feedback technique 
discussed in the previous section. A CTLE is generally implemented with the CS 
stage with a source degeneration using the combination of a resistor and a capacitor. 
As shown in figure 3.19, the source degeneration with only a resistor decreases the 
gain of the CS stage by a factor of 1+gmRs while the circuit bandwidth is extended 
by the same factor. By placing a degeneration capacitor (Cs) in parallel with Rs, the 
degeneration strength becomes weakened at high frequencies so that the transfer 
function follows that of the normal CS stage, which is similar to the effect of the 
inductive feedback. As a result, a CTLE achieves a high-frequency peaking in its 
transfer function as shown in Figure 3.19. The overall architecture presented in [89] 
is described in figure 3.20. Two identical CS stages are cascaded for a high gain, and 
the negative Miller capacitance is used for the second stage to reduce the load capac-
itance driven by the first CS stage. After the cascaded CS stage, a CTLE is used to 
compensate for the high-frequency loss due to the limited bandwidth of the spatially 
modulated PD, which is monolithically integrated on the same chip. Therefore, [89] 
achieves a 5-Gb/s operation while the 3-dB bandwidth of the spatially modulated PD 
is only 700 MHz. 
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In order to achieve a sufficient high-frequency boosting and to avoid noise ampli-
fication of the CTLE, a nonlinear equalization technique such as a decision feedback 
equalizer (DFE) can be employed. The DFE technique has been widely used in elec-
trical links for compensating for an inter-symbol interference (ISI) that comes from 
the frequency-dependent loss and reflections of the electrical channel. Because of 
the loss and the reflections, a single transmitted bit cannot complete its transition 
within a bit period or a unit interval (UI) so that it influences the following bit 
Fig. 3.19 Basic principle of CTLE.
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sequence. The basic concept of the DFE is that the previously received bit sequence 
is used when a receiver make a decision whether the currently received bit is ‘0’ or 
‘1’, by effectively cancelling the influence of the previous bit as described in Figure 
3.21. That is, the DFE uses consecutive multiple bits to make a decision for a single 
bit because the bits interact with one another due to the ISI. The degree of the com-
pensation is closely related to the number of the DFE taps, which determines the 
length of the previous bit sequence to be used for the decision of the current bit. 
However, the power consumption of the DFE circuitry is proportional to the number 
of the taps. It means that DFE needs a huge power to achieve a sufficient compensa-
tion, which makes it less attractive to adopt the DFE for optical links. 
In 2013, however, IBM proposed an optical receiver employing a DFE with infi-
nite impulse response (IIR) feedback [55]. An interesting feature is that the receiver 
uses a resistor-based TIA as shown in Figure 3.22. As mentioned earlier, the resis-
tor-based TIA should sacrifice the bandwidth for the gain and the SNR. In this ap-
proach, a large resistor is used for the large gain and SNR at the cost of the reduced 
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bandwidth, and the resulting ISI is compensated by the DFE. Moreover, only one 
DFE tap is used to compensate the ISI which comes from nearly infinite number of 
preceding bits by using an IIR feedback, and therefore the overhead of a large num-
ber of the DFE taps is dramatically reduced. In contrast to the electrical link where 
the ISI is mainly caused by the external components so that they are not easy to pre-
dict, the RC time constant, mainly arising from the PD capacitance and the TIA re-
sistance, is truly predictable. Thus, by making the feedback path experiences the 
same RC time constant as the input signal, it can compensate for the ISI as shown in 
Figure 3.22. With the IIR-DFE technique, the resistor-based TIA achieves a 9-Gb/s 
operation. Recently, [90] extends the adoption of the IIR-DFE to the RGC TIA 
structure where the dominant pole is located at the output of the TIA. Compared to 
[55], the dominant pole is moved from the TIA input to the output, therefore the 
feedback summer is placed at the output of the TIA. The data rate of 20-Gb/s is 
achieved without using any inductive peaking techniques with a relatively small area 
of 0.027 mm2. 
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3.4 Clock and Data Recovery Circuits
3.4.1 CDR Basic 
Because the transmission of binary data in optical communications is based on a 
time-division multiplexing, a simple amplification of the incoming signal is not suf-
ficient to recover the data. The other requirement for the complete recovery of the 
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data is to retime the incoming data with a clock whose frequency is well matched to
the data rate. In general, the retiming operation is based on a sample-and-
regeneration using a clocked sense amplifier. That is, the timing information of the 
data is recovered by sampling, while the value of the binary data is gathered by 
sampling and is recovered to a digital rail-to-rail swing by regeneration. Note that 
the SNR at the sense amplifier input is restored after being regenerated at the sense 
amplifier output, unlike linear amplifiers where the input SNR propagates to the 
(a)
(b)
Fig. 3.23 Dependency of BER on sampling time. (a) Qualitative explanation of 
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output, because the regeneration is based on the positive feedback. Rather, the input 
SNR leads to a probability of a wrong decision while the output has little noise 
component. Therefore, during the retiming operation, it is important to sample the 
data at a proper time where the SNR is maximized. Unlike the retiming of the digital 
signal where only the setup and the hold times are critical, the error rate in case of 
the retiming of the analog signal varies with the timing, even though the setup and 
the hold times are sufficient. Figure 3.23(a) illustrates this aspect. In [91], the theo-
retical dependency of the bit-error-rate (BER) over the sampling time is analyzed. 
The calculated BER as a function of the sampling time using the formula presented 
in [91] is shown in Figure 3.23(b), where the maximum SNR of 10 is used for the 
calculation. For simplicity, it is assumed that there is no random timing error. As 
observed in Figure 3.23(b), the BER is exponentially degraded as the sampling time 
deviates from the ideal position. A clock and data recovery (CDR) circuit generates 
the sampling clock with a precise frequency and drives the sampling time to the ide-
al position. In conventional optical receivers, the importance of the CDR was under-
estimated or even ignored for a long time. However, recently, there have been some 
engineering examples which include the CDR circuits for better performances and 
robustness. This section provides examples of the CDR circuit suitable for a high-
speed optical receiver. 
3.4.2 CDR Examples 
The first CDR example to be introduced is presented in [29]. As shown in Figure 
3.24, it consists of two negative feedback loops; one is for the precise phase align-
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ment and the other is for the initial frequency acquisition. To avoid the interference 
between the loops, a locking procedure that locks the loops sequentially is used in 
the CDR. In the initial state, the frequency acquisition loop is enabled until the fre-
quency lock detector decides that the frequency of the CDR clock is sufficiently 
close to the data rate using the external reference frequency. After that, the CDR 
enters the normal CDR operation, where the lock detector activates the phase align-
ment loop and simultaneously, disables the frequency acquisition loop, in order to 
track the optimum sampling phase. Although the frequency acquisition loop is disa-
bled in the normal operation, the residual frequency error can be tracked only with 
the phase alignment loop, as long as the frequency error is within the lock-in range. 
If a large frequency error outside the lock-in range is introduced, the lock detector 
enables the frequency acquisition loop again. Note that a single voltage-controlled 
oscillator (VCO) generating the CDR clock is shared between the two loops. Be-
cause the clock frequency generated from the VCO is proportional to the control 
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voltage of the VCO, the phase of the clock is adjusted by changing the control volt-
age of the VCO for a short period of time, while the control voltage is changed per-
manently for the frequency acquisition. In the front-end, the limiting amplifier re-
stores the low-swing signal from the TIA to a logic level. It is because this CDR us-
es the linear phase detection scheme which requires a logic processing of the data 
before entering into the recovery. The linear phase detection scheme provides a pre-
dictable loop dynamics of the CDR compared to the nonlinear phase detection 
scheme which is also known as a bang-bang phase detection or an Alexander phase 
detection. However, a huge power is dissipated in this CDR structure, due to the 
limiting amplifier stage and the logic gate operating at a high data rate. With the im-
plementation of the CDR, the receiver achieves a remarkable sensitivity of -19.5 
dBm at 20 Gb/s. Similarly, [63] achieves a 25-Gb/s operation except that it uses a 
mixer-based phase detector instead of the conventional linear phase detector to im-
prove the speed. 
The next CDR example is described in Figure 3.25 [79]. Unlike the sequential 
locking CDR, it adopts a dual-loop CDR architecture where the phase alignment and 
frequency acquisition loops operate simultaneously. In this type of CDR, the loop 
bandwidth of one loop should be set an order of magnitude lower than that of the 
other loop, in order to prevent the interference between the loops. In this work, the 
loop bandwidth the phase alignment loop is designed to be lower than that of the 
frequency acquisition loop to suppress the jitter transfer caused by the input data. 
Contrary to the sequential locking CDR, the VCO is not shared between the loops. 
An additional phase adjusting circuit based on a phase interpolator (PI) is used for 
the phase alignment loop. The PI cannot generate a clock but can synthesize a phase 
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using the clock generated by the VCO. The phase-adjusted clock is fed back to the 
VCO through a phase-frequency detector (PFD) so that the output phase of the VCO 
is eventually aligned with the data. It achieves a sensitivity of -5.4 dBm at 16 Gb/s 
while consuming 58 mW in total.
As CMOS technology scales down, a lot of non-idealities appear in analog cir-
cuits, degrading the performance. In order to overcome the performance degradation 
introduced by the analog circuits such as a loop filter and a charge pump, a recently 
developed all-digital CDR substitutes a digital loop filter for the analog loop filter 
and the charge pump [75]. For the all-digital implementation, the analog VCO also 
should be replaced by a digitally-controlled oscillator (DCO) to interface with the 
digital loop filter. On the other hand, the main drawback of this all-digital approach 
is the long loop latency, which introduces a phase dithering and a loop stability issue. 
To alleviate this problem, a direct phase-control path is enabled in [75], achieving a 
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quick phase response as shown in Figure 3.26. The implemented chip operates at the 
data rate of 26.5 Gb/s, consuming 254 mW. It is noteworthy that the all-digital ap-
proach is surely promising as the CMOS technology continues to scale down, mak-
ing the digital performance better and better.
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Chapter 4
Low-Power Optical Receiver Front-
End
4.1 Overview
As previously discussed, a CMOS implementation of the optical receiver at high 
speed is essential to fully take advantage of silicon photonics. In this regard, we pro-
pose a high-speed and low-power optical receiver front-end with a target data rate of 
20 Gb/s. We provide a full description on circuit techniques and design procedures, 
particularly focusing on the techniques for a bandwidth extension.
In this chapter, we present some theories of the TIA topology employed for this 
receiver first. Then, detailed circuit implementations will be given, followed by 
measurement results of the prototype chip.
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4.2 Inverter-Based TIA with Resistive
Feedback
In this section, we describe the previously discussed inverter-based TIA in more 
detail. A circuit diagram and its equivalent small signal including input and output 
load conditions are drawn in Figure 4.1. The advantage of this topology manifests 
itself in this model. First, it features a very simple architecture which consists of on-
ly two transistors and does not need any bias circuits, thanks to which it best suits to 
modern CMOS technologies. Secondly, in contrast to conventional TIA topologies, 
it uses both the PMOS and the NMOS, thereby providing higher gm with low-power 
consumption. These distinct merits have enabled a widespread use of this topology. 
Here, we provide some useful results from numerical analysis of this topology.
In general, the P/N ratio of the inverter is set to 2‒3 for the compensation of une-
qual electron and hole mobility values, which is generally applied to logic inverters 
to ensure symmetric rising and falling transitions. However, when it comes to an 







Inverter TIA Small-signal model
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amplifier, such a criterion is not valid anymore, and an alternative criteria should be 
established to optimize the amplifier performance. In fact, similar approaches have 
been presented with respective optimization goals. In [92] and [93], the relation be-
tween the P/N ratio and the metastability resolution time constant was revealed. And 
[94] provides a similar result, but with a purpose of optimizing the inverter-based 
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where gmp and gmn are the transconductances of the PMOS and the NMOS, respec-
tively, and Cin is the total gate capacitance of the transistors. If the P/N ratio is cho-
sen in a way that maximizes ωi, we can achieve targeted gm with the minimum tran-
sistor sizes. 
An optimum P/N ratio to maximize ωi can be found as follows. With the supply 
voltage of VDD given and alpha-power law applied to the current equations, the drain 
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where kp and kn are the fitted constants for the alpha-power, r is the P/N ratio, and VG
is the gate voltage. With no bias current applied to the input, the currents in (4.2) 
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and (4.3) are the same, from which VG can be expressed as a function of r as follows.
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After substituting (4.5) and (4.6) into (4.7) and (4.8), ωi (defined above) can be ob-
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where Kcont is the product of the remaining constants. On the other hand, the solution 








gives an optimum P/N ratio. Interestingly, if α is given by 2 for conventional long-
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It indicates that ωi has the maximum value when r is equal to 1, meaning when the 
widths of the PMOS and the NMOS are exactly the same. However, for short-
channel devices where α is lower than 2, the optimum P/N ratio slightly deviates
from 1. Due to the complexity of solving the equation, an empirical approach would 
be more straightforward. Based on the simulations, it is found that α is about 1.3 and 
kp is about two times smaller than kn. The optimum P/N ratio empirically obtained is 
0.7 with only 1 % improvement of ωi, as compared to the case when r is 1. This 
means that it is still reasonable to choose an optimum ratio as 1, especially when 
considering that the common level, VG could decrease too much with small r. This 
result is well supported also by the simulation results indicating that ωi has a peak 
value when the P/N ratio is around 1 regardless of the supply voltages as shown in 
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Figure 4.2 [94]. 
On the other hand, the transfer function of the inverter-based TIA can be ob-
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With the second-order term in the denominator neglected, the bandwidth of the TIA
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Here, we assume that Ci is dominantly determined by a large PD capacitance. Note 
that the bandwidth is highly dependent on Ro, which means that increasing gm can 
enhance the bandwidth while the transimpedance gain gets closer to RF. The overall 
characteristic is quite similar to that of the CG-based TIA (in Chapter 3) except that 
gm of the inverter TIA can be much higher with the same power budget, which is a 
distinguished advantage of this topology. The only way to improve gm is increasing 
the inverter size with the fixed supply voltage. Thus, we can expect that the band-
width would increase as the size of the inverter is increased until the input and the 
output capacitances of the inverter become comparable to the PD capacitance as 
shown in Figure 4.3. If the capacitances of the inverter begin to dominate Ci, in-
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creasing the size has little effect on the bandwidth and the bandwidth will saturate. 
And then, the bandwidth will start to decrease as RF/ro in (4.14) becomes larger, 
which is clearly observed in Figure 4.3. 
To make matters worse, though not included in the initial model, the gate-drain 
capacitance of the transistor also degrades the bandwidth. With this effect taken into 
consideration, ZF in (4.12) should be replaced by the parallel combination of RF and 
1/sCF, resulting in
( ) ( )
( )
1 1 / 1
1 1 /
o m F F F m Fout
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i s R C R R r C C
- é - - ùë û= =
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Now, we have an additional first-order term in the denominator, and a zero on the 
left-half plane (LHP) is introduced. Again, higher-order terms are not taken into 
consideration. As the effect of sRFCF directly shows up in the transfer function, the 
bandwidth saturation observed in Figure 4.3 would shift forward, severely restricting 
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the maximum available bandwidth as described in Figure 4.4. It is also important to 
assess the effect of the LPH zero. From (4.16), the zero frequency is given by
,
1m F m F m
z LHP
F F F F F
g R g R g
f
R C R C C
-
= » = . (4.17)
In general cases where gm/CF is much higher than 1/(RFCF), the effect of the zero is 
negligible. However, a poor design (i.e. the case when 1m Fg R » ) may make the 
zero frequency significantly close to the pole frequency, hence degrading the overall 
frequency response, especially the phase response. 
From these observations, we can conclude that the bandwidth of the inverter-
based TIA is severely limited in nature, which cannot be overcome by consuming 
more power. The only solution is to reduce RF, hence the gain, resulting in the deg-
radation of noise figure.
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4.3 Inverter-Based TIA with Resistive and 
Inductive Feedback
As briefly discussed in Chapter 3, the inductor is most popularly used to improve 
the bandwidth of the amplifier, because it provides the highest bandwidth extension 
ratio (BWER) with no additional power penalty. However, the inductor-peaking 
techniques have been rarely employed for the inverter-based TIA except the case 
where the inductor-series peaking was used [54]. Although the inductor-series peak-
ing improves the bandwidth, the BWER is strictly limited by the capacitive load 
conditions. Hence, using the series-peaking technique alone is not sufficient for the 
high BWER. Alternatively, the inductor-shunt peaking can also be an effective tech-
nique for the inverter-based TIA [87]. In this regard, we present a detailed analysis 
of the shunt-peaking technique that is specific to the inverter-based TIA.
To start with, the effect of the shunt-peaking technique can be predicted in a 
qualitative view. The inverter-based TIAs without and with an inductor are shown in 
Figure 4.5(a) and time-domain simulation results are presented in Figure 4.5(b). As 
shown in Figure 4.5(b), the event begins with a fast current ramp applied to the input. 
Here, we assume that the input rise time is considerably shorter than the time con-
stant of the TIA without the inductor in order to clearly show the difference. At the 
beginning, both input nodes start to be charged by the same amount. The difference 
between the two cases becomes clear as the input voltages are increased slightly. 
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(a)
(b)
Fig. 4.5 (a) Inverter-based TIA without and with inductor. (b) SPICE verification 
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In the case without the inductor, the increased input voltage is instantaneously re-
flected to the feedback current, IR, resulting in a decrease of IR, or the current flow-
ing into the output node is increased. Hence, charging the input node and discharg-
ing the output node are both retarded significantly, degrading the bandwidth. On the 
other hand, in the case of employing the inductor, the increased input voltage does 
not induce a change in IR due to the property that an inductor is reluctant to change 
its current. As a result, both the input and the output nodes are charged and dis-
charged more quickly, which is not hindered by the feedback current for the time 
being.
This phenomenon can also be understood in a quantitative manner. Before get-
ting into the analysis, it can be instructive to find an analogy with the conventional 
shunt-peaking technique. The basic principle and some useful formula of the shunt-
peaking technique are summarized in Figure 4.6 [84], which shows an example of 
the shunt-peaking technique applied to the common-source amplifier. In [84], the 
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ratio of the L/R and the RC time constants is defined as m, and m is used as a per-
formance metric for inductor-shunt peaking, which is summarized in Figure 4.6. 
From this metric, one can carefully choose design parameters for the optimum per-
formance. However, the usage of the metric presented in [84] is limited only to a 
certain amplifier type, necessitating another strategy for the inverter-based amplifier. 
In general, an amplifier with no peaking technique can be approximated as a sec-












where ωn is the natural frequency and ζ is the damping factor. It is well known that 




											  = 1							(Critically damped)
					  < 1							(Underdamped)	
  = 0							(Undamped).
In Figure 4.7, the magnitude response of each case is drawn. The underdamped case
with 1/ 2ζ = , represents the point where the response is maximally flat while,
with 1/ 2ζ < , a significant peaking is observed.
On the other hand, an amplifier with an inductor introduced typically exhibits a 
transfer function in the form of (4.18) with additional zero. In this case, the transfer 
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where ωz denotes the zero frequency. Decomposing the transfer function into two 
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parts and assessing them separately can be helpful. It is notable that the newly in-
troduced zero can never bring the effect of bandwidth extension for the case with
1/ 2ζ < . This observation can be a good criteria for the effectiveness of peaking 
techniques. The ratio, m defined in [84] may be still useful, because it approximately 
estimates the degree of peaking or can be directly translated into the BWER. From 








= × . (4.20)
It can be generalized by obtaining each BWER with respect to m for various damp-
ing factors as visualized in Figure 4.8, from which the BWER can be roughly esti-
mated. In summary, the introduction of an inductor would be applicable only to
highly-damped cases or should have little effect on the damping factor. 
The example in Figure 4.6 can be illustrated using the redefined formula. The 
transfer function can be rewritten in the form of (4.19), where 
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1/nω LC= , (4.21)















Interestingly, ζ and m trade off with each other, that increasing m results in the de-
crease of ζ. Particularly, ζ reaches the critical value of 0.707 when m becomes 0.5, 
meaning the maximally available m is limited to 0.5, thereby also restricting the 
maximum BWER of the conventional shunt-peaking technique.
Similarly, the BWER of the inductive feedback applied to the inverter-based TIA 
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can be estimated. By substituting RF+sLF for ZF in (4.12), the transfer function can 
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where 
( )1 /t F o i oC R r C C= + + . (4.26)




F i o F i o
R C
ζ







m F o t
g L
m




Similarly to the previous case, the introduction of LF would increase m, but simulta-
neously decreases ζ. Fortunately, we also have a gm term, thereby achieving a better 
controllability over ζ and m. In order to evaluate the impact of LF on ζ , we define a 
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which implies that small RF is advantageous for a high BWER.
Now, we apply the aforementioned theories to the design example presented in 
Figure 4.3. With design parameters of the inverter size and the inductance, we can 
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calculate the inductance required to achieve a targeted value of m. In Figure 4.9, the 
inductor values needed for 0.5m = are plotted with respect to the inverter size. The 
required inductance can be as high as 7 nH, which is not realizable on a real silicon. 
Also, a severe degradation of the damping factor is found, though not shown in this 
figure. Alternatively, m can be lowered and several points are picked for the verifi-
cation of the theory. With 0.4m = , a proper value of the inductance can be calcu-
lated for different inverter sizes. As shown in Figure 4.10, by employing an induc-
tive peaking for the inverter-based TIA, an average BWER of 1.85 can be achieved. 
This result is also compared with the theoretical data, showing that the overall ten-
dency of the theoretical estimation well agrees with that of the simulation results.
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4.4 Circuit Implementation
The block diagram of the implemented optical receiver front-end is shown in 
Figure 4.11. After the TIA, the single-to-differential (S2D) converter enables a dif-
ferential signaling. Then, the signal is further amplified by 4-stage limiting amplifi-
ers (LAs) to raise the signal swing to a detectable level. Finally, the signal is driven 
outside the chip by a 50-Ω driver. For the stabilization of the common-mode level of 
the differential signal, an offset-cancellation loop is also implemented.
For the bandwidth improvement of the TIA, the resistive and inductive feedback 
is employed. As discussed in the previous section, a small value of RF is advanta-
geous in terms of bandwidth extension. In this design, to maximize the bandwidth, 
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Chapter 4. Low-Power Optical Receiver Front-End                        90
RF is chosen to be 150 Ω at the cost of the decreased gain, hence the degraded noise 
performance. The effect of the inductor is simulated and the results are presented in 
Figure 4.12. The bandwidth can be extended from 11.4 GHz to 25.2 GHz, showing 
the BWER of 2.2 and the phase response is also remarkably improved as shown in 
Figure 4.12(b), ensuring a good eye quality at 20 Gb/s. The simulated input-referred 
noise is 3.9 μArms, meaning the achievable receiver sensitivity is estimated to be bet-
ter than -10 dBm [87]. The TIA draws 1.3 mA from a 1.0-V supply, resulting in the 
power consumption of 1.3 mW.
The implementation of the S2D converter is described in Figure 4.13(a). The 
S2D consists of an RC low-pass filter and two-cascaded differential amplifiers. The 
RC time constant is chosen to be sufficiently small to suppress undesired DC wan-
dering. At the first stage, the conventional inductor-shunt peaking is employed for 
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bandwidth extension. An additional input path is enabled at the second stage for the 
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offset-cancellation feedback loop. The S2D converter consumes 8 mW in total. The 
LA is realized in a similar manner as shown in Figure 4.13(b). It is composed of 4 
identical differential amplifiers. Due to a tight restriction on available silicon area, it 
is impossible to introduce inductors to every LA stage. Instead, a negative Miller 
(a)
(b)
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capacitance is employed here, providing a good BWER with much smaller area. The 
implemented LA consumes 4 mW per stage, hence the total power of 16 mW. The 
total gain and the bandwidth of the entire front-end (excluding output driver) are
found to be, by simulation, 78 dBΩ and 11 GHz, respectively. 
4.5 Measurement Results
The prototype chip is implemented in 65-nm CMOS technology. The overall 
measurement setup is described in Figure 4.14. For optical measurements, a single-
mode fiber is directly coupled onto the InGaAs PD using a passive alignment. The 
transmitted data is generated from an electrical pattern generator, then converted to 
an optical signal using an external MZI module as shown in Figure 4.14(a). The 
wavelength of the CW used in this experiment is 1550 nm. The differential output of 
the TIA is wire-bonded to the test PCB and then driven to a sampling oscilloscope 
for eye-diagram measurements as illustrated in Figure 4.14(b). In Figure 4.14(c), the
photomicrograph of the prototype chip is presented, showing the hybrid integration 
of the EPIC using wire bonding. 
The eye diagrams measured at the data rates of 10 Gb/s and 20 Gb/s are shown in 
Figure 4.15(a) and (b), respectively. The average input optical power is set to -3 
dBm for both cases. For the data rate of 20 Gb/s, the front-end chip consumes a total 
power of 45.3 mW, which corresponds to an energy efficiency 1.27 pJ/b.
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(a)
(b)
Fig. 4.15 Measured eye diagrams at the data rate of (a) 10 Gb/s and (b) 20 Gb/s .
10 Gb/s 
Photo intensity of -3 dBm
20 Gb/s 
Photo intensity of -3 dBm
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Chapter 5
Bandwidth- and Power-Scalable 
Optical Receiver Front-End
5.1 Overview
For fast delivery of high-quality digital contents, service providers are required to 
handle ever-increasing data rates. Reflecting this trend, communication standards 
such Ethernet and InfiniBand demand 40+ Gb/s/lane links for the total throughput of 
400 Gb/s and higher. For such high data rates, an optical link has become the most 
promising solution, gradually replacing the conventional copper-based links. How-
ever, there are few 40+ Gb/s/lane optical transceiver implemented without relying 
on SOI or BiCMOS technologies [54], [95], [96]. Another requirement is the low 
link power consumption and its scalability is a desirable feature for energy-efficient 
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communication systems. To meet such demands, a bandwidth- and power-scalable 
optical receiver front-end operating up to 40 Gb/s is implemented in CMOS tech-
nology.
5.2 Bandwidth and Power Scalability
The bandwidth of the optical front-end should be chosen in accordance with the 
incoming data rate for better noise performance. For this reason, scaling simultane-
ously both the bandwidth and the power should be a key feature for the optical re-
ceiver front-end. In the case of a logic inverter, controlling VDD is the most effective 
way of bandwidth and power scaling, which is known as dynamic voltage and fre-
quency scaling (DVFS) and widely adopted in electrical links. However, when it 
comes to an amplifier, changing VDD is less influential in the bandwidth as shown in 
Figure 5.1 because the input resistance of the amplifier does not scale down.
Meanwhile, in Chapter 4, it was thoroughly investigated that inserting an induc-
tor in series with the feedback resistor has an advantage of bandwidth enhancement. 
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It is worth noting that ζ is inversely proportional to the square root of gm while m is 
proportional to gm. Because increasing VDD of the inverter increases gm without af-
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fecting the other parameters, especially the capacitances, the bandwidth enhance-
ment factor can be controlled by adjusting VDD. This is quite significant in that the 
bandwidth tuning is generally not easily achievable due to difficulties of adjusting 
the passive elements such as an inductor and a capacitor. By employing the induc-
tive feedback for the inverter-based amplifier, we can achieve both the bandwidth 
and power scaling, thereby expecting better energy efficiencies over a wide range of 
data rates.
5.3 Gm Stabilization
Because the performance of the inverter-based amplifier is susceptible to Gm, it is 
quite important to stabilize Gm against PVT variations. For that purpose, we employ 
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a Gm regulator that was previously used in [94], to achieve both Gm stabilization and 
its controllability.
Constant Gm can be achieved by using a replica circuit shown in Fig. 5.2 [94]. 
The replica circuit is composed of a 2x inverter with source degeneration by a resis-
tor, REXT, and a 1x inverter. At a low VDD, when the source-degeneration effect is not 
significant, I1 is larger than I2. However, as VDD increases, the source degeneration 
of the 2x inverter strengthens, making I2 larger than I1. For this reason, two ID‒VDD
curves intersect at two points as shown in the figure. At point 2, the currents, I1 and 
I2 are given as follows:
( )1 12
α
p DD G THPI β V V V= - - . (5.3)
( )1 1 12
α
n G THN EXTI β V V I R= - - . (5.4)
( )2 2
α
p DD G THPI β V V V= - - . (5.5)
( )2 2
α
n G THNI β V V= - . (5.6)
They are based on the alpha-power model that approximates the current equations 
rather than sticking to the complicated short-channel equation. The parameters, βp
and βn in the above equations, contain technology-dependent parameters fitted to 
actual simulation results. The alpha-power model for the given technology specifies 
that βn is twice as large as βp with the same W/L ratio and α has a value of 1.3. And 
then, let’s assume that
1 2I I I= = . (5.7)
With this new condition, equating (5.3) and (5.5) gives 
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By definition, Gm of the replica inverter is given by
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Note that Gm is now dependent only on REXT and the technology-dependent parame-
ters, while it has nothing to do with process and temperature variations.
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Figure 5.3 details the implementation of a constant-Gm bias generator. To force 
the currents I1 and I2 to be equal, a feedback loop is enabled, and the resulting condi-
tion exactly corresponds to the point where (5.14) is derived, which means Gm of the 
1x inverter is now made constant with V2. Non-ideal distribution of the power sup-
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ply, however, mandates the use of a voltage regulator as shown in Figure 5.3, in-
stead of directly using VFB for biasing the PMOS gate. The voltage regulator gener-
ates VREG which is exactly the same as V2, thereby providing constant Gm for the 
driver which is appropriately scaled to save the power consumption by the replica 
circuit. Because the multiple feedback loops are enabled in the constant-Gm bias 
generator, stability issues should be carefully addressed. With the given conditions, 
it can be found that the feedback loop in the replica circuit is reduced to a three-pole 
system. Because the two poles at V1 and V2 are close to each other, the feedback loop 
can be made stable by taking another pole at VFB far away from them, forming a 
dominant pole at the output of the amplifier. This can be easily accomplished by 
adding a compensating capacitor, Ccomp as shown in Figure 5.3. Adding Ccomp brings 
another advantage that the supply noise on V2 can be further rejected, resulting in an 
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enhanced supply noise rejection for the final regulator output, VREG. 
With the proposed constant Gm bias generator, against any process and tempera-
ture variations, VREG is adequately adjusted to keep Gm of the driver constant, which 
(a)
(b)
Fig. 5.4 Gm variations against process and temperature corners (a) w/o Gm regulator 
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is well verified by the simulation results presented in Figure 5.4.
5.4 Overall Block Diagram of Receiver
The block diagram of the implemented optical receiver is shown in Figure 5.5. A 
high-gain TIA stage consists of seven cascaded inverter amplifiers in a single-ended 
configuration for the low power consumption. A Gm regulator provides a tunable 
bandwidth and a regulated supply voltage for the TIA. A DC-offset cancellation 
loop is employed to ensure the optimum bias condition for the TIA by forcing the 
average level of the TIA output to be VREF which is generated from the replica TIA. 
A single-to-differential (S2D converter and an output driver are also implemented to 
drive a 100-Ω differential transmission line. 
Figure 5.6 shows the detailed implementation of the TIA. The inductive feedback 
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is not applied to the first stage, because the effect of bandwidth extension is not sig-
nificant when the feedback resistance is large as discussed previously. For a high-
sensitivity function, the gain of the first stage should be sufficient, thus the feedback 
resistance at the first stage is raised as high as possible. Instead, we employed an 
inductive feedback for the subsequent stages. The on-chip spiral inductors are com-
pactly designed for the optimum magnitude and phase responses. Because, in this 
application, the Q factor does not affect the overall performance, the narrow width 
of the inductor is chosen for a compact size, but we carefully estimated the series 
resistance of the inductor. The TIA is designed to exhibit a high gain of 10 kΩ, ex-
pecting an excellent sensitivity.
With VREG tuned by the Gm regulator, a wide range of the bandwidth (10‒20 GHz) 
Fig. 5.6 Implementation of TIA.
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can achieved, allowing a bandwidth and power scalability. As shown in Figure 5.7, 
the bandwidth scalability is significantly improved by employing the inductors. Note 
that the bandwidth is unchanged with varying VREG without the inductors while the 
bandwidth scalability is greatly improved with the inductors employed.
The S2D and the output driver are implemented with PMOS-based differential pairs 
to interface with the low common level output of the TIA. 
The performance of the front-end circuit is verified by extensive SPICE si-
mulations. For an accurate estimation, we included all the layout parasitic effects 
and the inductor model extracted from an EM simulator. The supply voltage of the 
TIA, VREG is appropriately controlled according the data rate. Figure 5.8 shows 10-
Gb/s eye diagrams for input conditions of 20, 50, 100, 150 μApp, respectively with a 
fixed VREG of 0.9 V. For 28 Gb/s, VREG is raised to 1.0 V and eye diagrams with the 
same input conditions are shown in Figure 5.9. For 40 Gb/s and 50 Gb/s, we raised 
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VREG further to 1.2 and 1.3 V, respectively and the simulation results are presented in 
Figure 5.10 and 5.11. Figure 5.12 summarizes the power consumptions at each data 
rate and the corresponding energy efficiencies. As expected, a good power scalabil-
ity can be achieved while the energy efficiency does not scale well with extremely 
low VREG because of reduced voltage headroom. Noise simulations are also conduct-
ed as shown in Figure 5.13. From the simulation results, it is expected that the 
achievable sensitivities are -15, -11, -8, and -6 dBm at 10, 28, 40, and 50 Gb/s, re-
spectively.
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Fig. 5.8 Simulated eye diagrams at 10 Gb/s with VREG of 0.9 V.
Fig. 5.9 Simulated eye diagrams at 28 Gb/s with VREG of 1.0 V.
20 uApp 50 uApp
100 uApp 150 uApp
20 uApp 50 uApp
100 uApp 150 uApp
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Fig. 5.10 Simulated eye diagrams at 40 Gb/s with VREG of 1.2 V.
Fig. 5.11 Simulated eye diagrams at 50 Gb/s with VREG of 1.3 V.
20 uApp 50 uApp
100 uApp 150 uApp
20 uApp 50 uApp
100 uApp 150 uApp
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5.5 Measurement Results
The optical receiver front-end chip is implemented in 65-nm CMOS technology. 
The chip microphotograph and measurement setups are shown in Figure 5.14. Elec-
trically and optically (with 28-Gb/s InGaAs PD) measured eye diagrams with 25-
Gb/s PRBS data inputs are presented in Figure 5.15. For full characterization, over-
Fig. 5.13 Noise simulation results for various data rates.
10G, -15 dBm (20 uApp) 28G, -11 dBm (50 uApp)
40G, -8 dBm (100 uApp) 50G, -6 dBm (150 uApp)
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all chip performance is electrically measured with an on-board PD emulation. Bath-
tub curves measured at 25 and 40 Gb/s are presented in Figure 5.16. As shown in 
Figure 5.17, the implemented front-end achieves the maximum sensitivities of -12 
and -8 dBm at 25 and 40 Gb/s, respectively. The bandwidth and power scalability 
function is also verified. Bathtub curves measured with VREG of 0.9 and 1.0 V in 
Figure 5.18 reveal that the excessive bandwidth leads to the degradation of the noise 
performance, resulting in a narrower opening of the bathtub curve. For the verifica-
tion of the scalability function, the minimum VREG satisfying respective sensitivity 
conditions is found for each data rate. As shown in Figure 5.19, both the power con-
sumption and the energy efficiency are well scaled except for the lower data rates 
and this is because the TIA performance degrades dramatically as VREG gets closer to 
the minimum turn-on value as mentioned in the previous section. Including the 
power consumption of the S2D converter (6 mW) and the output driver (6 mW), the 
entire front-end consumes 32.8 and 51.6 mW at the data rate of 25 and 40 Gb/s, re-
spectively. Table 5.1 summarizes and compares the front-end performances with 
state-of-the-art works. Owing to the scalability function and the high transimped-
ance gain, the proposed front-end achieves a constant energy efficiency over a wide 
range of data rates and excellent sensitivities. 
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Fig. 5.17 Measured sensitivities at 25 Gb/s and 40 Gb/s.
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Chapter 6
Conclusion
With enormously increasing demands for a total aggregate data bandwidth, the 
capability of the legacy electrical link has reached its physical limit. Alternatively, 
the optical link can provide much higher data bandwidth, and hence, is regarded as a 
promising solution that can replace the electrical link. In this thesis, we summarize 
silicon photonic technologies in various aspects. Not only the current status of sili-
con photonics but also remaining challenges are discussed thoroughly. From these 
observations, the requirements for the optical interface circuits are drawn and we 
attempt to fully reflect them in the receiver circuit design. For a successful replace-
ment of electrical links with optical links, we have to focus on the following re-
quirements: high speed, low power, and CMOS implementation. The most appropri-
ate topology satisfying those requirements is an inverter-based TIA. However, the 
inverter-based TIA is also bandwidth-limited and a proper bandwidth extension 
technique is essential to future high-speed applications. In this regard, this thesis is 
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devoted to investigating operating principles and presenting design methodologies
for the proposed optical receiver front-end with a novel bandwidth extension tech-
nique. This work is significant in that it first provides both a qualitative and a quanti-
tative analyses of the inverter-based TIA with resistive and inductive feedback. 
Based on this topology, the optical receiver front-ends operating at 20 and 40 Gb/s, 
respectively, with low power consumption are successfully demonstrated. Especially, 
the 40-Gb/s receiver front-end features a bandwidth- and power-scalability function 
which is necessary for energy-efficient link systems. 
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초 록
최근 데이터 센터나 고성능 컴퓨팅 시스템의 수요가 늘어남에 따라 유
선 통신에서 요구되는 대역폭도 기하급수적으로 증가해왔다. 그러나 기존
의 구리선을 기반으로 한 방식으로는 이러한 요구를 만족시킬 수 없는데, 
그 이유는 구리선은 주파수가 증가함에 따라 손실도 굉장히 증가하기 때
문이다. 따라서 장거리 통신에 주로 사용되어 왔던 광 통신을 중거리 내
지는 근거리 통신에도 적용해야 할 시점이 되었다. 하지만 기존의 광 통
신을 바로 적용하기는 쉽지 않고 여러 문제를 해결해야 하는데, 가장 중
요한 점은 기존의 구리 기반 통신 시스템에 비해 높은 에너지 효율과 가
격 경쟁력을 갖춰야 한다는 것이다. 이를 해결할 수 있는 기술이 바로 실
리콘 포토닉스 (silicon photonics) 이고 이미 예전부터 광범위하게 연구되어
왔다. 실리콘은 광소자와의 호환성은 떨어지지만 효율을 개선할 수 있다
면 실리콘 포토닉스는 구리선을 대체할 수 있는 궁극적인 솔루션이 될 것
으로 기대가 된다.
본 논문에서는 실리콘 포토닉스의 현 위치에 대해서 요약을 하고 광통
신에 대해서 광범위하게 전망을 해본다. 그리고 고속, 저전력 광 수신기
설계를 위한 핵심 회로기술들에 대해서 소개를 한다. 그리고 실제로 구현
된 광 수신기에 대해서 기술을 하고, 특히 고성능을 얻기 위해 사용된 새
로운 회로기술들에 초점을 맞춘다.
주요어 : 광 통신, 광 수신기, 실리콘 포토닉스, 회로기술
학 번 : 2012-20856
